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Abstract—Run-time Power Gating (RTPG) is a recent tech-
nique, which aims at aggressively reducing leakage power con-
sumption. Energy breakeven time (EBT), or equivalent sleep
time has been proposed as a critical ﬁgure of merit of RTPG.
Our research introduces the deﬁnition of average EBT in a run-
time environment. We develop a method to estimate the average
EBT for any given circuit block, considering the impact of
circuit states. HSPICE simulation results on ISCAS85 benchmark
circuits show that the average EBT model has on the average
1.8% error. The CAD tool implemented based on the model can
perform fast estimations with a speedup of 3000× over HSPICE.
I. INTRODUCTION
MOSFET scaling into deep sub-100nm has resulted in sig-
niﬁcant increase in leakage power consumption. Particularly,
in 45nm technology generation and beyond, leakage power
consumption will catch up with, and may even dominate,
dynamic power consumption [1]. This makes leakage power
reduction an indispensable component in nano-era low power
design. Subthreshold leakage, gate leakage and band-to-band
tunneling leakage are the three main components contributing
to the total leakage power.
Many leakage reduction techniques have been introduced
and studied so far, such as forced stacking [2], input vector
control [3] and power gating [4]. Among these, power gating,
or sleep transistor technique, has been proven to be the most
effective one. Currently, most of the power gating applications
disable the circuit power when they are in standby mode.
However as the technology scales down, more aggressive
leakage reduction techniques are required. As a promising
technique, runtime power gating (RTPG) has drawn more
attention recently [5-10]. As shown in Figure 1, RTPG turns
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Fig. 1. Run-time Power Gating
off the power gate once it detects sufﬁcient idleness in circuit
workload, even when the circuit is in the active mode. In
this way, it is able to exploit more circuit slackness, and thus
reduce more leakage power. Furthermore, because the leakage
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in the active mode is signiﬁcantly larger due to the higher die
temperature in active mode [5], the study of RTPG is even
more important.
Since RTPG switches the power gate more frequently, it
incurs more energy penalty. Hence, to guarantee RTPG’s
effectiveness, designers need to make sure the leakage energy
saving by applying RTPG is larger than the switching penalty.
This has been identiﬁed as the key design problem of RTPG
in [6-8]. The concept of energy breakeven time (EBT) [6], or
equivalent sleep time [7], or minimum idle time [8] has been
introduced to quantify the trade-off between energy saving and
penalty. Precisely, EBT (TB) is deﬁned as the sleep time of
a circuit, at which leakage energy saving (Es(t)) catches up
with the energy penalty (Ep) for entering the sleep mode:
Es(TB)=Ep (1)
Thus, if the circuit stays in the sleep mode for a period longer
than EBT, energy saving can be archived. In order to calculate
EBT, the accurate leakage energy saving model (Es(t))a s
a function of time is required. This further necessitates the
modeling of leakage reduction process after the power is gated.
For example, consider ground power gating in Figure 1.
After the circuit ground is gated, its internal nodes will be
gradually charged up by the leakage current. In return, the
leakage current decreases. Finally, the virtual ground voltage
reaches a ﬁnal value. The leakage current is then minimized to
a steady value (Imin) at time Tsteady, in Figure 2. The leakage
current varies signiﬁcantly over time before Tsteady.
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Fig. 2. Error Caused By EBT Model In [9]
In many power gating studies when estimating leakage
energy saving and EBT, this variation is ignored. For example
in [9], Choi et al. derive the equation for calculating the EBT:
TB =
Ep
Pactive − Psleep
(2)
where Pactive and Psleep are the leakage power consumption
in active mode and sleep mode, respectively. This expression
assumes that the leakage current is a constant (Imin)a f t e r
the power gating is applied. This assumption introduces error
(shade area in Figure 2) into the energy saving and EBTestimations. For standby mode power gating, since the cir-
cuit sleep time is long (Tstandby in Figure 2), this error is
negligible. However, for RTPG applications, the sleep time
(TRTPG) is generally short. If TRTPG is designed to be
less than Tsteady, this error is quite signiﬁcant. This is quite
possible in the future technology generations. For example, our
HSPICE simulation results show that in 32nm technology, the
leakage current approaches its steady value at around 80ns on
the average, while the average EBT occurs around 2ns. In this
case, TRTPG can be selected as any value between 2ns and
80ns. The modeling of the leakage current variation before
Tsteady is then essential for the accurate EBT estimation.
Some recent researches have considered the leakage current
variation before Tsteady. Yu et al. [5] multiply the total leakage
energy saving with an empirical value (0.73) to cover the
variation. In [10] and [6], Hu et al. and Usami et al. derive EBT
models factoring in the variation. However, their models do
not consider the impact of circuit topologies and circuit states.
Since leakage has a strong dependencyon the circuit states [1],
the models in [10] and [6] are rather high level models and
cannot be used when accurate estimates are necessary.
In this paper, we develop a fast and accurate method to
estimate the EBT. Our method has three novel features: (1) It is
applicable to any static CMOS technology; (2) It is applicable
to any circuit topology; (3) It includes the impact of circuit
states. This paper is organized as follows. Section II shows
the modeling of leakage current reduction process for power
gating. Section III gives the deﬁnition of average EBT in a
run-time environment and derives the average EBT model.
Section IV shows the experimental results. Finally Section V
concludes the paper.
II. LEAKAGE CURRENT REDUCTION MODELING
FOR GROUND GATING
In order to derive the leakage energy saving and EBT model,
we ﬁrst model the leakage current reduction (LCR) process
after the circuit power is gated. To this end, we derive the
LCR model from the transistor level to the circuit level.
In this paper, we only study the ground power gating, since
it is widely adopted in most design practices. Supply power
gating can be studied with a similar method. Also, we consider
the sub-threshold leakage current as the major leakage source,
since the gate leakage is projected to have a reduction of 100×
with the use of high-k dielectrics [11]. Additionally, due to
the exponential dependency of the sub-threshold leakage on
temperature, the sub-threshold leakage is still the dominant
leakage component during run-time. So we focus on the sub-
threshold leakage and refer to it as leakage.
A. Leakage Current Reduction Modeling At Transistor Level
We start from the full-ﬂedged subthreshold leakage current
model for a single transistor [1]:
I = A · e1/mVT(VG−VS−Vth0−γ
 
VS+ηVDS) · (1 − e−VDS/vT)
with A = μ0C
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where Vth0 is the zero bias threshold voltage, vT is the thermal
voltage, γ
 
is the linearized body effect coefﬁcient, and η is the
DIBL coefﬁcient. When VDS   vT,t h et e r m(1−e−VDS/vT)
in the above equation can be neglected. Assuming that the
temperature and the body bias voltage are ﬁxed, we can
simplify Equation 3 into:
I =   I · e
K1VG+K2VD−K3VS (4)
where K1, K2 and K3 are technology-dependant exponents,
and   I is the leakage current under the normal condition
terminal voltages. Note that the simpliﬁcation of the term
(1−e−VDS/vT) in Equation 3 causes inaccuracy when VDS is
comparable with vT.( W h e nVDS equals to 4vT, the error is
1.8%.) Hence our model is accurate when VDS > 4vT.W h e n
VDS < 4vT, the leakage current is very small such that it can
be approximated as zero in EBT calculation.
Now apply ground gating to a single transistor. With ground
gating, the terminal voltages of the off-state NMOS or PMOS
have the patterns as shown in Figure 3. Note that VVGstands
for virtual ground voltage.
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Fig. 3. Voltage Biases of NMOS and PMOS With Ground Gating
The leakage current of them can be expressed as:
⎧
⎪ ⎨
⎪ ⎩
I =   I · e
K1VG+K2VD−K3VS
VG = VVG(NMOS) VG = VDD(PMOS)
VD = VDD(NMOS) VD = VVG(PMOS)
VS = VVG(NMOS) VS = VDD(PMOS)
(5)
Solving the above equations yields:
 
IN =   I · e
K1VVG+K2VDD−K3VVG =   IN · e
−KNVVG
IP =   I · e
K1VDD+K2VVG−K3VDD =   IP · e
−KP VVG (6)
where   IP (  IN) is the leakage current of PMOS (NMOS) with
zero VVG,a n dKP (KN) is the leakage reduction exponent of
PMOS (NMOS). So a ground gated off-state transistor can be
modeled as a VVG-controlled current source. The footer has a
similar model since essentially it is a NMOS transistor with
high threshold voltage.
Next, we study the LCR of a ground gated NMOS. As
soon as the footer is turned off, the leakage current starts
to charge the internal nodes. As a result, the VVG level
gradually rises. Consequently, the leakage current is reduced
according to Equation 6. As shown in Figure 4, we model
this as a charging process of the virtual ground capacitor
by VVG-controlled current sources. The resistance of on-
state transistors and interconnects does not affect the charging
process, since the charging is due to an equivalent current
source. The resistance is then neglected in our model. We
have designed an experiment in Section IV to verify this.
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Fig. 4. LCR Modeling of A Ground Gated NMOSBy considering VVG and leakage current as functions of
time, the charging process can be characterized as:
⎧
⎪ ⎨
⎪ ⎩
VVG(t)=
1
C
  t
0 Icharge(t)dt
Icharge(t)=INMOS(t) − Ifooter(t)
INMOS(t)=  IN · e
−KNVVG(t)
Ifooter(t)=  IF · e
−KF VVG(t)
(7)
where t is the time after the ground is gated, and C is the
equivalent capacitor attached to the virtual ground. In this case,
C includes the junction capacitances of the NMOS and the
footer, and gate capacitance of the NMOS.   IF is the footer
leakage current when VVGequals to VDD. KF is the leakage
reduction exponent of the footer. In the above equations when
the VVGlevel is low, the leakage current of the footer is very
small and can be ignored. (It will be considered in the circuit
level model.) Equations 7 can then be solved as:
 
VVG(t)=
1
KN ln(
KN   IN
C (t +
C
KN   IN
))
INMOS(t)=
C
KN(t+ C
KN   IN
)
(8)
The above equations give the transistor level LCR model.
B. Leakage Current Reduction Modeling At Gate Level
In the following, we derive the LCR model at the gate level.
1) Example of Two-input NAND Gate
Consider a two-input NAND gate. Since the input vectors
have signiﬁcant impacts on the leakage current, we model the
gate by each input vector. As shown in Figure 5, the two-
input NAND gate is modeled into four VVG-controlled leakage
current sources (Ii), with equivalent capacitances (Ci) attached
to the virtual ground of the gate. The next question is to ﬁnd
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Fig. 5. Two-input NAND Gate LCR Modeling
out the relationship between the leakage current (Ii)o ft h eg a t e
and the VVG. Since the off-state transistors control the amount
of leakage current, our answer starts from studying two basic
gate structures: off-state transistors in series and parallel.
2) Off-state Transistors In Series
Case four in Figure 5 is the simplest series structure with
two off-state NMOS transistors in stack. Our ﬁrst goal is to
ﬁnd out the impact of stacking effect on the leakage current.
Consider a general case of transistors in series as shown in
Figure 6a. Assume that the upper terminal voltage of the four-
transistor stack is Va, and the virtual ground voltage is VVG.
By using Equation 4, the leakage current for each transistor
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Fig. 6. Off-state Transistors In Series
is given by: ⎧
⎪ ⎪ ⎨
⎪ ⎪ ⎩
I1 =   I1e
K1VVG+K2Va−K3V1 = Iseries
I2 =   I2e
K1VVG+K2V1−K3V2 = Iseries
I3 =   I3e
K1VVG+K2V2−K3V3 = Iseries
I4 =   I4e
K1VVG+K2V3−K3VVG = Iseries
(9)
where Iseries is the leakage current of the stack. By substitut-
ing   Ii (i=1,2,3,4) with e
˘ Ii, Equations 9 turn into: ⎧
⎪ ⎨
⎪ ⎩
K2Va − K3V1 + ˘ I1 = ln(Iseries/e
K1VVG)
K2V1 − K3V2 + ˘ I2 = ln(Iseries/e
K1VVG)
K2V2 − K3V3 + ˘ I3 = ln(Iseries/e
K1VVG)
K2V3 − K3VVG+ ˘ I4 = ln(Iseries/e
K1VVG)
(10)
Solving the above equations yields:
Iseries = e
K4
2Va+A
B · e
K1B−K4
3
B VVG =   Iseries · e−KsVVG (11)
where,
 
A = K
3
2 ˘ I1 + K
2
2K3˘ I2 + K2K
2
3 ˘ I3 + K
3
3 ˘ I4
B = K
3
2 + K
2
2K3 + K2K
2
3 + K
3
3
With the stacking effect, the leakage current still has an
exponential dependency on VVG. The difference is that the
leakage reduction exponent turns into an equivalent exponent
KS, and the zero-VVG leakage current of the stack turns
into   Iseries. Now consider a special case where one of the
transistors in the stack is on as shown in Figure 6b. Assume
that the voltage difference between V1 and V2 is negligible.
This case is then equivalent to a three-transistor stack. Hence
if some transistors in the stack are in the on-state, the total
leakage current of the stack still satisﬁes Equation 11.
3) Off-state Transistors In Parallel
Case one in Figure 5 is the simplest example of off-state
transistors in parallel. Since two off-state PMOS have the same
leakage reduction exponent KP, the total leakage remains an
exponential function, despite of the transistors size. Similarly,
for a parallel structure with only one transistor in each branch
(Figure 7a), the total leakage is an exponential function of
VVG. The parallel structure can be complex when a branch
has more than one transistor. Due to the stacking effect, it can
have different K values depending on the number of off-state
transistors in that branch. For example in Figure 7b, by using
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Fig. 7. Off-state Transistors In Parallel
Equation 11, the total leakage current can be expressed as:
Iparallel =   Iae−KaVVG+   Ibe−KbVVG+  Ice−KcVVG+... (12)
where Ki(i = a,b,c...) is the equivalent leakage reduction
exponent of each branch. Since Ki can be different, the total
leakage current is no longer a simple exponential function.
However, we still approximate Iparallel into a lumped expo-
nential function of VVG because of two reasons:
a) Most gates have the simple parallel structure shown in
Figure 7a, for example, NAND gates, NOR gates and Buffers.
b) For complex parallel structures, the K values can be
different because the number of off-state transistors in each
branch is different. In this case, due to the stacking effect,the branches with the least number of off-state transistors
(branches b and c in Figure 7b) have much larger leakage
current than other branches (at least one order of magnitude
[1]) and become the dominant ones. Then Iparallel is close
to the sum of dominant branches current. Since the dominant
branches current have the same K, Iparallel can be approxi-
mated as an exponential function:
Iparallel =   Iae
−KaVVG+   Ibe
−KbVVG+   Ice
−KcVVG+ ...
≈   Ibe
−KbVVG+   Ice
−KcVVG
=(  Ib +   Ic)e
−KbVVG (Kb = Kc)
(13)
We have shown that the leakage current of any number of
off-state transistors in series is an exponentialfunction of VVG.
And in parallel, it can be approximated into an exponential
function. So for any type of gate structure, we construct a
lumped exponentialfunction of VVGto model the total leakage
current of the gate. Conclusively, we deﬁne the full-ﬂedged
gate model as follows. For each input vector i, the gate is
modeled as an equivalent virtual ground capacitor Ci and a
VVG-controlled current source Ii satisfying:
Ii =   Iie−KiVVG (14)
where   Ii is the zero-VVG leakage current, and Ki is the
equivalent reduction exponent of the gate. Use this model to
substitute the NMOS model in Equations 7 and solve them in
a similar way. The gate level LCR model can be obtained.
C. Leakage Current Reduction Modeling at Circuit Level
At the circuit level after the ground is gated, each gate in
the circuit can be modeled as a VVG-controlled current source
with a capacitor attached to the virtual ground of the circuit,
as shown in Figure 8. Taking the footer leakage current into
account, we derive the circuit level model by 3 steps.
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Fig. 8. LCR Modeling At Circuit Level
a) For those gates (h), which have the same gate type (j)
and receive the same input vector (i), they can be linearly
combined into a single current source (Iij), with a total
equivalent capacitor (Cij). Hence in this step, we build a
downsized circuit model with maximally j2i current sources. ⎧
⎨
⎩
Iij =(
 
h
  Iijh)e
−KijVVG
Cij =
 
h
Cijh
(15)
b) Now the total charging current to the virtual ground of
the circuit turns into the summation of all Iij of each gate in
the circuit, subtracted by the footer leakage current: ⎧
⎪ ⎨
⎪ ⎩
Icharge = Icircuit − Ifooter
Icircuit =
 
ij
  Iije
−KijVVG
Ifooter =   IFe
−KF VVG
(16)
The total virtual ground capacitor of the circuit is a linear
summation of all the equivalent capacitors Cij. By considering
the VVGand the current as functions of time, the LCR process
of the circuit can be characterized as: ⎧
⎪ ⎪ ⎨
⎪ ⎪ ⎩
VVG(t)=
1
Ctotal
  t
0 Icharge(t)dt
Icharge(t)=
 
ij
  Iije
−KijVVG(t) −   IFe
−KF VVG(t)
Ctotal =
 
ij
Cij
(17)
The above equations do not have a closed-form solution. To
address this issue, we construct a piecewise linear model for
the leakage current of each gate, as well as the footer. In detail,
we ﬁrst divide the full VDD into R consecutive voltage regions
(<Vr
l ,Vr
h >), where V r
l (V r
h) represents the low (high) bound
voltage of region r. In each region r (r =1 ..R), we perform
linear regression on the exponential leakage current models in
Equations 16. We then have:  
I
r
ij = −S
r
ijVVG+ Z
r
ij
I
r
footer = −S
r
FVVG+ Z
r
F
(18)
where Sr
ij and Zr
ij are the linearized coefﬁcients for gate
level leakage current models in each region r,a n dSr
F and
Zr
F are the linearized coefﬁcients for the footer leakage
model. Linear regression incurs error Dr
ij (Dr
F) to the leakage
current models. It can be alleviated by increasing the R value.
However, the computation complexity also increases when R
is larger. So the selection of R is a trade-off between accuracy
and speed. In Algorithm I, we set an error threshold (Dth)t o
determine R.
c) Once we obtain the linearized leakage current models,
we use them to substitute all exponential leakage current
models in Equations 17. Then the total charging current also
transforms into a piecewise linear model:
I
r
charge =
 
ij
(−S
r
ijVVG+ Z
r
ij) − (−S
r
FVVG+ Z
r
F)
=( −S
r
cVVG+ Z
r
c) − (−S
r
FVVG+ Z
r
F)
= −S
rVVG+ Z
r
(19)
where Sr
c and Zr
c are the linearized model coefﬁcients for the
total leakage current of the circuit in each voltage region r,a n d
Sr and Zr are the linearized model coefﬁcients for the total
charging current to the virtual ground. Figure 9 illustrates the
transform in Equation 19. Substitute the total charging current
VVG
Iij
r1 r2 r3 r4
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Iij
Ifooter
VVG r1 r2 r3 r4
Ickt (Sc
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Fig. 9. Derivation Of Piecewise Total Charging Current
in Equations 17 with the above linearized model. Make VVG
and the charging current as functions of time. Solving it yields:  
V
r
VG(t)=
Zr
Sr +
SrV r
0 −Zr
Sr e
− Sr
Ctotal
(t−τr)
I
r
charge(t)=I
r
0e
− Sr
Ctotal
(t−τr) (20)
where Ir
0, V r
0 and τr are the initial charging current, initial
voltage and initial time of the region r, respectively. The
initial voltage and time for region 1 are both zero. The initial
charging current of region 1 is the original leakage currentwithout ground gating. In region r (r=2..R), these three initial
conditions can be obtained by solving the following equations
in region r − 1 recursively:
 
V
r−1
VG (τ
r)=V
r−1
h
I
r
0 = I
r−1
charge(τ
r)
V
r
0 = V
r−1
h
(21)
Finally, the total leakage current of the circuit is given by:
I
r
ckt(t)=−S
r
cV
r
VG(t)+Z
r
c (22)
It gives the piecewise LCR model of the whole circuit.
D. Secondary Physical Phenomena
Some other secondary physical phenomena will occur dur-
ing the leakage reduction process. For example in the previous
study, the equivalent capacitance attached to the virtual ground
is considered to be a constant. However, it is shown that
the gate capacitance of a transistor has a dependency on
its VGS[12], which is a changing value during the VVG
charging process. So our model needs to take this phenomenon
into consideration. To address this problem, we obtain an
equivalent capacitor Cr
total in each voltage region r, and use
it to replace the Ctotal in Equations 20.
Due to the page limitation, other secondary phenomena will
not be discussed in this paper.
III. EBT MODELING
In this section, we ﬁrst derive the EBT model for the circuit,
which has only one speciﬁc state when entering the sleep
mode. Secondly, we give the deﬁnition of average EBT for the
circuit during run-time, with multiple possible states. Lastly,
we develop a method to estimate the average EBT.
A. EBT Modeling for Circuit In A Speciﬁc State
Based on the piecewise LCR model in Equation 22, we have
the energy saving model (Es(t)r) in each region r:
E
r
piece(t)=
  t
τr
VDD(Ickt0 − I
r
ckt(t))dt (23)
where Ickt0 is the original leakage current of the circuit
without power gating. It can be obtained by applying Equation
22 in voltage region 1 at time zero:
Ickt0 = −S1
cV 1
VG(0) + Z1
c = Z1
c (24)
Er
piece(t) represents the energy saving only in region r, until
time t. The total energy saving (Er(t)) of all previous regions
until time t is:
Er(t)=
 
m=1→(r−1)
Em
piece + Er
piece(t) (25)
where,
Em
piece =
  τ
m+1
τm
VDD(Ickt0 − Im
ckt(t))dt (26)
where successive region m spans from τm to τm+1. Em
piece
then represents the energy saving in region m from the
beginning to the end of the region, as shown in Figure 10.
So the summation of all Em
piece from 1 to r−1 represents the
total energy saving until region r − 1.
t
Ickt
Ickt0
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Epiece
2
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4 (t)
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Fig. 10. Piecewise Total Energy Saving E(t)r
Equation 25 gives the piecewise total energy saving model.
B a s e do ni t ,w ea r ea b l et os o l v et h eE B T( TB) by matching
the energy saving with energy penalty (EP):
E
r(TB)=EP (27)
The energy penalty is the dynamic power consumption for
switching the gate capacitance (Cfooter) of the footer:
EP = CfooterV 2
DD (28)
EBT can be solved by putting Equations 20, 22, 24, 25 and
27 together: ⎧
⎪ ⎪ ⎨
⎪ ⎪ ⎩
  t
τr(Z
1
c − I
r
ckt(t))dt =
EP −
1→(r−1)  
Em
piece
VDD
I
r
ckt(t)=−S
r
cV
r
VG(t)+Z
r
c
V
r
VG(t)=
Zr
Sr +
SrV r
0 −Zr
Sr e
− Sr
Cr
total
(t−τr)
(29)
Simplifying the above equations yields:
a1e
a2(t−τr) + a3t + a4 =0 (30)
where a1 to a4 are the constants given by Zr, Sr, Zr
c, Sr
c,
V r
0 , Cr
total, Z1
c and EP. The above equation leads to no
closed-form solution. Once again, we use linear regression to
approximate it.
In detail, assuming that EBT happens in voltage region θ
(Figure 10), linear regression will be performed on the leakage
current model Iθ
ckt(t) and yields:
I
θ
ckt(t)=−Ft+ G (31)
Linear regression on Ir
ckt(t) is only needed in region θ, instead
of every region. This evolves the determination of θ. It will
be explained in detail in Section III.C.
Substitute the Ir
ckt(t) in Equation 29 with 31 and set r as
θ. Simplifying them yields:
A(TB − τθ)2 + B(TB − τθ) − C =0
where
⎧
⎪ ⎨
⎪ ⎩
A =
1
2F
B = Z
1
c − G
C =
EP −
1→(θ−1)  
Em
piece
VDD
(32)
Solving it yields:
TB = τθ +
 
B2
4A2 +
C
A
−
B
2A
(33)
The above equation gives the EBT model for the circuit under
a speciﬁc state.
B. Average EBT Deﬁnition For Multiple States Circuit
So far, we have modeled the EBT with the assumption
that the circuit enters the sleep mode with one speciﬁc state.
However during run-time, the circuit may be in different states
when the footer is turned off. Since in different states, the
leakage power consumption can vary signiﬁcantly [1], our
EBT estimated for one state may not be accurate for another
state, as shown in Figure 11.t
               Leakage
  (Without Ground Gating)
State 1
State 2
State 3
EBT 2 EBT 3 EBT 1
SLEEP SIGNAL
Fig. 11. EBT Variation For The Circuit Sleeping In Different States
So our next question is: is there an average EBT value (TU)
for the circuit, which has U possible states when entering the
sleep mode?
Assuming that Ou is the number of occurrences for the
circuit sleeping under state u, our average EBT deﬁnition is:  
u
OuEr
u(TU)=EP
 
u
Ou (34)
Er
u(t) is our piecewise energy saving model for the circuit
sleeping under state u. Er
u(TU) is the energy saving at time
TU. By multiplying Er
u(TU) with its corresponding Ou and
summing them up, the left side of the above equation is the
overall energy saving of all sleep occurrences, at time TU.
The right side is the total energy penalty. In some states, the
energy saving Er
u(TU) will be more than its penalty EP,a n di n
other states less. However, the deﬁnition of the average EBT
guarantees that the overall saving compensates the penalty.
Equation 34 can also be expressed by the probability (Pu)o f
the occurrences of each state:  
u
PuEr
u(TU)=EP (35)
We use the above probability expression in the following study.
C. Average EBT Estimation
We develop the average EBT estimation method in 4 steps:
a) Build piecewise LCR model Ir
u(t) for each state u in each
region r, using Equation 22. Build piecewise energy saving
model Er
u(t) using Equation 25. Also, calculate the initial time
(τr
u) using equation 21.
b) Denote overall energy saving of every sleep occurrence
at time t as E
r
(t). By the average EBT deﬁnition, we have:
E
r
(t)=
 
u
PuE
r
u(t) (36)
So we need to obtain an overall energy saving as a function of
time. However, the piecewise energy model Er
u(t) cannot be
simply summed up by the voltage regions r. This is because
each Er
u(t) may have different time range (τr
u,τr+1
u )f o rt h e
same r. For example in Figure 12, the individual energy saving
of the three states (E1
1(t),E1
2(t),E1
3(t)) in voltage region 1 can
not be summed up, because they have different ending time.
We create time regions to address this issue. In detail, we
sort all the initial time τr
u into a low-to-high list. Between
every two elements in the list, create a time region w (w =
1..W,W = RU), as shown in Figure 12.
t
t
t
Energy Saving of State 1
Energy Saving of State 2
Energy Saving of State 3
Overall Energy Saving
Time Regions w
Voltage Regions r
t       1          2        3         4      5            6          7   8
+
+
=
E
4(t) E
3(t) E
2(t) E
1(t)
E
1(t) 3
E
1(t) 1
E
1(t) 2
Fig. 12. Create Time Regions To Calculate Overall Energy Saving
Thus, we can sum up Ew
u (t) by the time region w and build
a piecewise overall energy saving mode E
w
(t):
E
w
(t)=
 
u
PuE
w
u (t) (37)
c) By starting from the ﬁrst region, we traverse through each
time region w. In each w, calculate the overall energy saving
(E
w
) until the end time of w. This can be achieved simply by
calculating E
w
(t) at time τw+1:
E
w
= E
w
(τ
w+1) (38)
Assume that in time region θ, the overall saving catches up
with the penalty:
E
θ−1
<E P ≤ E
θ
(39)
It means that the average EBT occurs in θ. Similar to the
single state EBT, we perform linear regression on the Iθ
u(t)
for each state u. It yields:
I
θ
u(t)=−Fut + Gu (40)
d) Now, we can solve the average EBT in time region θ.
By the average EBT deﬁnition, and using the linearized circuit
leakage current model in Equation 40, we have: ⎧
⎪ ⎨
⎪ ⎩
E
θ
(TU)=EP
E
θ
(t)=E
θ−1
+
 
u
Pu
  t
τθ(Z
1
u − I
θ
u(t))dt
I
θ
u(t)=−Fut + Gu
(41)
Solving the above equations yields:
TU = τ
θ +
 
B2
4A2 +
C
A
−
B
2A
(42)
where
⎧
⎪ ⎨
⎪ ⎩
A =
 
u
1
2PuFu
B =
 
u
Pu(Z1
u − Gu)
C =
EP −E
θ−1
VDD
Equation 42 gives the ﬁnal solution of the average EBT.
The whole solving process of the average EBT can be
described in Algorithm I.
INPUT: Cell Library; Technology; Circuit netlist; Pu;Dth
OUTPUT: Average EBT of the circuit
—————————–Library Characterization————————
Derive   Iij,Ki j,C ij from Technology and Cell Library;
Choose initial R;
while MAX(D
r
ij,D
r
f) >D th do
Increase R;
LinearRegression yields S
r
ij, Z
r
ij, D
r
ij,S
r
F, Z
r
F, D
r
f;
end
——————————LCR Modeling———————————-
foreach u =1 To U do
foreach r =1 To R do
Calculate S
r
c,Z
r
c,S
r,Z
r,C
r
total;
Build piecewise LCR model I
r
u(t),e n e r g ys a v i n gm o d e lE
r
u(t);
Calculate initial time τ
r
u;
end
end
————————-Average EBT Estimation—————————
Sort τ
r
u and create time regions w;
Build piecewise overall energy saving model E
w(t);
w=1;
while E
w <E P do
w = w +1 ;
Calculate overall energy saving E
w until w;
end
Found average EBT time window θ = w;
LinearRegression on I
θ
u(t) yields Fu,G u;
Solve average EBT TU in θ;
Algorithm 1: Average EBT EstimationIV. EXPERIMENTAL RESULTS
We conduct experiments to compare our model estimates
with HSPICE simulation results. The ISCAS85 benchmark
circuits in 32nm, 45nm and 65nm technologies [13] are used in
the experiments. The gate level implementations are from [14].
We insert footers into the benchmark circuits to implement
the ground gating. Since footer sizing does not affect the
correctness of our model, it is designed to be equal to the total
width of all the parallel NMOS in the circuit for simplicity.
The simulation temperature is set to be 110C to emulate the
runtime temperature. The gate leakage is set to be zero.
The most direct way to verify the LCR model is to perform
comparisons on the time-varying leakage current. However,
since our ﬁnal target is EBT, the accuracy of leakage energy
estimation is more important towards this goal. Therefore in
the following experiments, all comparisons are performed on
the time-varying leakage energy consumption. In the simula-
tions, right after the footer is turned off, we collect the data
(Eexp(n)) on the time-varying leakage energy consumption
of the whole circuit. This is done by integrating the leakage
current of the circuit VDD over time. Note that each n in
Eexp(n) represents a sample point of time. In our experiments
the step of n is 0.1ns.
A. Resistance Impact On The Model
To verify the resistance impact on the model, we replaced
all the original parasitic resistances in each circuit by 5 (30)
times of their own values. Then the simulated Eexp(n) of
the new circuit, with larger resistances is compared with the
simulated Eexp(n) of the original circuit. As shown in Table
I, the larger resistance causes a maximal variation of 1.48% to
the Eexp(n) in all three technologies. This experiment proves
that resistance can be neglected in the model.
TABLE I
RESISTANCEIMPACTON TIME-VARYING LEAKAGEENERGY .
BM. Gate 32nm 45nm 65nm
Cnts. 5x 30x 5x 30x 5x 30x
C432 160 0.20% 0.14% 0.03% 0.53% 0.21% 0.74%
C1355 546 0.12% 0.30% 0.10% 0.23% 0.18% 1.25%
C2670 1193 0.01% 0.13% 0.06% 0.36% 0.13% 1.04%
C3540 1669 0.02% 0.08% 0.08% 0.45% 0.22% 1.48%
C7552 3521 0.01% 0.07% 0.02% 0.28% 0.45% 1.21%
B. Lumped Gate Level Leakage Current Model Accuracy
In Section II.B, we model the leakage current of a gate
as a lumped exponential function of VVG.T ov e r i f yt h i s ,
we conduct experiments on an 8-input AND gate in 32nm
technology. This complex gate consists of a 2-input NAND
gate, two 3-input NAND gates and a 3-input NOR gate. Given
a certain input vector as shown in Figure 13, this gate includes
all the serial and parallel structures discussed in Section II.B.
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Fig. 13. 8-input AND Gate Topology
According to our method, the leakage current of a gate is
modeled as a lumped VVG-controlled current source. So in this
experiment, we set the VVG of the gate to 7 different values
and measure the leakage current of the gate. The predicted
leakage current values and HSPICE simulations are shown in
Table II and Figure 14. The error is negligible when the VVG
level is low (VVG< 500mV). The error percentage is higher
when the VVGlevel is high (VVG> 500mV ). However when
VVG is high, since the absolute value of the leakage current
is very small, the error has minor impact on the EBT model.
TABLE II
CORRELATION OF LUMPEDGATE LEAKAGE CURRENT MODEL ON AND8 .
VVG(mV) 0 100 200 300 400 500 600
Model Ileak(nA) 56.9 24.7 10.7 4.6 2.0 0.9 0.4
Sim. Ileak(nA) 56.9 23.9 10.2 4.5 2.2 1.2 0.7
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Fig. 14. Correlation of Lumped Gate Leakage Current Model on AND8
C. Circuit Level Leakage Reduction Process Model Accuracy
To verify the circuit level LCR model, we compare the
model estimates on the time-varying leakage energy consump-
tion with simulation data Eexp(n) for each benchmark circuit
in each technology. The average and worst case error of our
model estimates are shown in Table III. Figure 15 shows the
correlation over time on benchmark circuit C7552 in 32nm
technology. The time (X axis) is normalized by EBT and spans
from 0 to 12 EBT. The accurate modeling of LCR in this time
range captures the variation of the leakage current. Especially,
the error at the time point of 1 EBT and vicinity determine
the accuracy of EBT estimation.
TABLE III
ERROR OF LEAKAGEENERGY CONSUMPTIONESTIMATES .
BM. Gate 32nm 45nm 65nm
Cnts. Max. Avg. Max. Avg. Max. Avg.
C432 160 2.1% 1.6% 1.2% 0.9% 5.6% 2.8%
C499 202 4.2% 1.3% 1.3% 0.7% 4.4% 1.6%
C880 383 3.4% 2.1% 3.5% 2.0% 5.9% 3.1%
C1355 546 5.2% 2.0% 3.9% 1.8% 3.8% 1.9%
C1908 880 3.3% 1.4% 4.4% 2.1% 5.8% 1.9%
C2670 1193 4.6% 2.5% 4.3% 1.6% 6.7% 3.5%
C3540 1669 4.1% 2.4% 3.5% 2.2% 6.5% 3.1%
C5315 2307 3.9% 1.9% 2.7% 1.8% 6.4% 3.0%
C6288 2406 4.1% 2.2% 3.6% 1.6% 2.4% 1.1%
C7552 3521 5.7% 2.7% 3.3% 2.5% 6.2% 2.2%
Overall 5.7% 2.0% 4.4% 1.7% 6.7% 2.4%
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Fig. 15. Error of Leakage Energy Consumption Estimates on C7552D. Average EBT Estimation Accuracy
To verify the average EBT estimation, we generate 64
random input vectors for each benchmark circuit. The circuit
is then put into sleep 64 times with a different state each time.
The probabilities of the occurrences of each state are assumed
to be the same. (Pu =1 /64.) In each sleep occurrence,
we simulate the leakage current (Iu
exp) before ground gating,
and simulate the time-varying leakage energy consumption
(Eexp(n)u) after ground gating. Also, we simulate the switch-
ing energy penalty of the footer. We multiply this penalty by
a factor (δ) in order to emulate the extra energy penalty of the
control circuit. Since the control circuit penalty is very likely
to be smaller than the footer switching penalty, we set δ as
2 to be conservative. Finally with all the data, we ﬁnd out a
sample point (N) satisfying:
Epenalty = N
 
1−64
1
64
VDDI
u
exp −
 
1−64
1
64
Eexp(N)
u (43)
The time corresponding to (N) is the simulated average EBT.
It is compared with the model estimates in Table IV. The
results show that our model estimates have on the average
1.8%, maximally 3.0% error when compared with HSPICE.
TABLE IV
MODEL VS. SIMULATION ON AVERAGEEBT .
BM. 32nm 45nm 65nm
Unit=ns Sim. Mod. Er. Sim. Mod. Er. Sim. Mod. Er.
C432 1.95 2.00 2.3% 3.94 3.97 0.8% 14.84 14.45 2.7%
C499 1.58 1.61 1.9% 3.89 3.98 2.3% 14.55 15.42 0.9%
C880 1.50 1.54 2.7% 3.75 3.80 1.3% 14.29 14.20 0.6%
C1355 1.46 1.49 2.0% 3.55 3.60 1.9% 13.36 13.21 1.1%
C1908 1.28 1.32 2.8% 3.19 3.27 2.3% 12.49 12.71 1.7%
C2670 1.36 1.39 2.3% 2.73 2.77 1.6% 12.99 13.17 1.4%
C3540 1.41 1.45 2.4% 3.51 3.60 2.5% 13.60 13.62 0.2%
C5315 1.44 1.48 2.7% 3.63 3.68 1.3% 13.94 13.93 0.0%
C6288 2.19 2.26 3.0% 4.35 4.44 2.1% 20.58 20.17 2.0%
C7552 1.39 1.43 2.5% 3.47 3.56 2.5% 13.43 13.45 0.1%
Overall 2.5% 1.9% 1.1%
In the above table for 32nm technology, the variation of
the average EBT for different circuit topologies can be 71%
(C1908 VS. C6288). However, by using the EBT model in
[5,6,10], the average EBT for different circuits will be the
same. Hence their models can have at least 71% inaccuracy
when circuit topology is considered.
Circuit states also have signiﬁcant impact. Using the single
state circuit EST model in Section III.A, we have an individual
EBT value (Tu) for each state u. Figure 16 shows the distri-
bution of the total 64 Tu for AND8, C432 and C3540. The
X axis is the variation percentage of Tu. The Y axis is the
number of the states, which fall into a same variation range.
It can be observed that for larger circuits, the distribution of
each individual Tu tends to be more uniform and concentrated.
Since the average EBT is determined by the distribution of Tu,
this observation indicates that for a large circuit, its average
EST is likely to converge quickly by considering a limited
number of circuit states.
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Fig. 16. EBT Distributions of AND8, C432 and C3540
HSPICE takes 47 hours to obtain the average EBT of
C7552, while our model estimation takes 1 minute (3000×
speedup).
V. CONCLUSION
In this paper, we emphasize the energy breakeven time
as a critical design parameter for RTPG. We ﬁrst derive a
model to characterize the leakage current reduction process of
ground gated circuits. Next, we give the deﬁnition of average
EBT in a run-time environment. Finally, we develop a method
to estimate the average EBT for any given circuit topology,
counting in the impact of circuit states. HSPICE Simulation
results of ISCAS85 benchmark circuits show that the average
EST model has on the average 1.8%, maximally 3.0% error.
The CAD tool implemented based on the model can perform
fast estimations with a speedup of 3000× over HSPICE.
The simulation results provides insights to the EBT prob-
lem. In table IV, the EBT value reduces when the technology
scales down. This is because the ratio of dynamic to leakage
power consumption decreases with smaller transistor feature
size. In 32nm technology, the average EBT is around 1ns to
2ns. Assume that the clock speed is 5GHZ. Then within 5 to
10 clocks, the energy saving obtained by ground gating is able
to compensate the penalty. Therefore, we consider that RTPG
has substantial potentials in the 32nm technology.
REFERENCES
[1] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leak-
age current mechanisms and leakage reduction techniques in deep-
submicrometer cmos circuits,” in IEEE, Feb. 2003, pp. 305–327.
[2] M. Johnson, D. Somasekhar, and K. Roy, “Leakage control with efﬁcient
use of transistor stacks in single threshold cmos,” in DAC, June 2003,
pp. 442–445.
[3] J. Halter and F. Najm, “A gate-level leakage power reduction method
for ultra-low-powercmos circuits,” in ICICC, May 1997, pp. 475–478.
[4] H. Kawaguchi, K. Nose, and T. Sakurai, “A super cut-off cmos (sccmos)
scheme for 0.5-v supply voltage with picoampere stand-by current,”
IEEE J. Solid-State Circuits, vol. 35, pp. 1498–1501, Oct. 2000.
[5] B. Yu and M. L. Bushnell, “A novel dynamic power cutoff technique
(dpct) for active leakage reduction in deep submicron cmos circuits,” in
ISLPED, Oct. 2006, pp. 214–219.
[6] K. Usami and N. Ohkubo, “A design approach for ﬁne-grained run-time
power gating using locally extracted sleep signals,” in ICCD, Oct. 2006,
pp. 155–161.
[7] J. Tschanz, S. Narendra, Y. Ye, B. Bloechel, S. Borkar, and V. De,
“Dynamic sleep transistor and body bias for active leakage power control
of microprocessors,” IEEE J. Solid-State Circuits, vol. 38, pp. 1838–
1845, Nov. 2003.
[8] Y. Tsai, D. Duarte, N. Vijaykrishnan, and M. Irwin, “Characterization
and modeling of run-time techniques for leakage power reduction,” IEEE
Trans. VLSI Syst., vol. 12, pp. 1221–1233, Nov. 2004.
[9] J.-H. Choi, Y. Xu, and T. Sakurai, “Statistical leakage current reduction
in high-leakage environments using locality of block activation in time
domain,” IEEE J. Solid-State Circuits, vol. 39, pp. 1497–1503, Sept.
2004.
[10] Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and
P. Bose, “Microarchitectural techniques for power gating of execution
units,” in ISLPED, Aug. 2004, pp. 32–37.
[11] R. S. Chau, “Intel’s breakthrough in high-k gate dielectric drives moores
law well into the future,” in Technology@Intel Magazine, 2004.
[12] K. Nose, S. Chae, and T. Sakurai, “Voltage dependent gate capacitance
and its impact in estimating power and delay of cmos digital circuits
with low supply voltage,” in ISLPED, Aug. 2000, pp. 228–230.
[13] Arizona State University. Predictive technology model. [Online].
Available: http://www.eas.asu.edu/ ptm/
[14] TAMU. Layout and parasitic information for iscas circuits. [Online].
Available: http://dropzone.tamu.edu/ xiang/iscas.html